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Abstract- In the hybrid modular multilevel converter (MMC) 
based high voltage direct current (HVDC) systems, the fault 
current can be actively suppressed by the converter itself, which 
endows a smaller requirement for current-limiting reactors (CLR) 
and a larger time margin for fault detection algorithms, 
comparing with the half-bridge MMC. But the robustness to fault 
resistance and noise disturbance of existing boundary protection 
schemes will be deteriorated with small CLRs. Moreover, the fast 
response of the fault current-limiting control will change the 
output DC voltage of hybrid MMC, which affects the fault 
characteristics and may cause mal-operation of existing 
protection algorithms. Thus, a single-end protection scheme 
considering the impacts of the active current-limiting control is 
proposed for the hybrid MMC based DC grids. The traveling-
wave characteristics under different fault stages are analyzed to 
evaluate the impacts of the fault current-limiting control. In 
addition, a coordination protection strategy versus different fault 
conditions is adopted to improve reliability. Various cases in 
PSCAD/EMTDC are simulated to verify that the proposed 
method is robust to fault resistance, fault distance, power reversal, 
AC faults, and immune to noise.  
 
Index Terms— Hybrid MMC, DC line protection, the active 
current-limiting control, the forward traveling-wave, fault 
characteristic analysis.  
I. INTRODUCTION 
With the merits of flexibility and reliability, the modular 
multilevel converter (MMC) based DC grid using overhead 
lines transmission is promising to integrate large-scale wind 
power and solar energy over long-distance [1][2]. There are 
two main approaches to construct the DC grid topology: 1) The 
half-bridge (HB) MMC with large-capacity fast-speed DC 
circuit breakers (DCCB). 2) The fault-tolerant MMC with low-
capacity DCCBs or mechanical disconnectors. For the first 
approach, the speed of the selective protection scheme should 
be ultra-fast (less than 3ms) since the HB-MMC is vulnerable 
to DC faults, which is a great challenge for the protection 
scheme. On the other hand, the large-capacity DCCBs will 
increase the cost. Hence, the reliability of the DC fault 
protection scheme and the cost of DCCBs hamper the 
development of HB-MMC based DC grids [3][4]. 
Various fault-tolerant MMCs have been proposed to handle 
the DC faults by taking advantage of converter topologies, 
such as the self-blocking sub-modules (SM) in [5], the 
clamping-double SM in [6] and the hybrid MMC in [7]. The 
hybrid MMC consisting of HB SMs and full-bridge (FB) SMs 
in series connection can reduce the output DC voltage by 
negatively inserting the full-bridge FB SMs, thereby 
suppressing the DC fault current. This approach achieves DC 
fault ride-through without blocking the SMs and provides 
reactive power support during DC faults. As a preferred 
solution to deal with DC faults, the hybrid MMC technology 
is being applied to China’s first three-terminal hybrid HVDC 
Kunliulong project. 
Currently, most of the research is focusing on the fault 
control design of hybrid MMC, such as the enhanced 
independent pole control in [8], the additional phase angle 
control in [9], and the active fault current limiting control 
(ACLC) in [10]. During DC faults, the fault current rises to a 
large amplitude within several milliseconds, which imposes 
great stress on the safe operation of semiconductors. To avoid 
damage from overcurrent, all hybrid MMCs of DC grids will 
suppress the fault current by their fault current limiting control. 
Considering that the short-circuit fault still exists, a selective 
DC fault detection method is required to isolate the faulty lines, 
thereby avoiding a shutdown of the entire DC grid. But suitable 
protection schemes are rarely reported in existing publications. 
A current differential protection scheme is employed in [11] to 
achieve selective fault protection. However, the proposed 
method is easily affected by the line distributed capacitor 
current and the reliability will be decreased under pole-to-
ground (PTG) faults with high fault resistances. Additionally, 
these pilot protection schemes are highly dependent on the 
communication between stations, which is vulnerable to the 
data code and synchronization errors [12].  
For hybrid MMC HVDC systems, existing single-end 
protection algorithms are originated from the protection 
schemes of HB-MMC HVDC systems. These protection 
algorithms rely on large current-limiting reactors (CLR) to 
provide the boundary effect. As pointed out in [11], for 
existing protection schemes, large CLRs (over 100mH) are 
adopted to enable high selectivity and reliability. Various 
simulation results also demonstrate that 200mH or larger CLRs 
are required to guarantee the robustness to large fault 
resistance and noise disturbance [13]-[16]. However, since the 
fault current can be suppressed by the ACLC, smaller CLRs 
are adopted in hybrid MMC HVDC systems, which weaken 
the boundary effect. On the other hand, for HB-MMC HVDC 
systems, the speediness of fault protection algorithm is the top 
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concern. Due to the fast detection speed, there lacks 
coordinated protection against different fault conditions. For 
hybrid MMC HVDC systems, a larger time margin is allowed 
for fault detection, which provides a potential solution to 
improve the reliability by the protection coordination. 
However, there still exist some challenges to be addressed. For 
example, the protection roles versus different fault conditions 
need to be well defined. Besides, the operation time and 
threshold determination of different fault protection criteria 
need to be coordinated.  
Moreover, the impacts of fault current limiting on protection 
algorithms remain an unsolved problem. During DC fault 
analysis, the HB MMC is often simplified as a constant voltage 
source [17][18] at DC side. The fault traveling wave is the 
main indicator to design the protection algorithm [19]. 
However, for hybrid MMC based DC grids, the ACLC will 
quickly decrease the MMC output voltage to respond to the 
rapid drop of the DC line voltage. Thus, the hybrid MMC is 
equivalent to an adjustable voltage source at DC side. And the 
impacts of the ACLC should be considered to design the 
protection scheme.  
To address these challenges, a two-stage coordinated 
protection strategy is proposed to improve the robustness 
under different fault conditions and a detailed fault 
characteristic analysis with ACLC is carried out in this paper. 
According to different fault stages, the impacts of the ACLC 
on fault traveling-wave (TW) characteristics are evaluated. 
Then, the forward TWs under different fault locations are 
analyzed to design the criterion for fault detection.  
The remainder of this paper is structured as follows. Section 
II introduces the principle of the hybrid MMC and the ACLC. 
The TW characteristics under different fault stages and 
locations are analyzed in Section III. Then, the two-stage 
protection scheme that considers the impacts of the ACLC is 
proposed in Section IV. Finally, the effectiveness and 
robustness of the proposed method are verified under extensive 
cases in Section V and VI. 
II. OPERATING PRINCIPLE OF THE HYBRID MMC AND THE 
ACTIVE CURRENT-LIMITING CONTROL  
A. Operating Principle of the Hybrid MMC 
Fig. 1 shows the equivalent circuit of the hybrid MMC in 
single phase view. Each arm contains NF FBSMs and NH 
HBSMs in series connection. For FBSMs, they can output 
negative voltages when they are negatively inserted.  
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Fig. 1  The single-phase view of hybrid MMC. 
Assuming the rated DC voltage is Vdcn and the AC 
modulation ratio is Mac, the output AC voltage vpcc is [8]: 
 = cos( )
2
dcn
pcc ac ac
V
v M t   (1) 
Supposing the DC modulation ratio to be Mdc, the MMC 
output DC voltage Vdc yields: 
  (2) 
where NF is equal to NH and Mac is selected to be 0.9. 
According to [8], Mdc is ranging from -0.1 to 1. Thus, the MMC 
output DC voltage Vdc satisfies: 
  (3) 
As can be seen from equations (1)-(3), the hybrid MMC can 
operate normally with lower output DC voltages and the 
controls between AC side and DC side are independent.  
B. The Principle of the Active Current-limiting Control  
The diagram of a typical active current-limiting control 
(ACLC) for the hybrid MMC is depicted in Fig. 2 [10]. In Fig. 
2, per-unit values are adopted to design the ACLC so that the 
system parameters have no impacts on the controller. For 
example, Vdcref is the DC voltage reference of the constant DC 
voltage control and it is a per-unit value. Vdcpu (Vdcpu=Vdc/Vdcn) 
is the per-unit value of measured DC voltage.  
Compared with the HB MMCs, the hybrid MMCs have 
more control freedoms. To guarantee the sub-module capacitor 
voltage balance during DC faults, the d-axis (Md) AC control 
loop adopts the average capacitor voltage control. For q-axis 
(Mq), the reactive power control is employed.  
Under normal operation, the DC control loop (Mdc) adopts 
the constant DC voltage control (mode I) or the active power 
control (mode III). In the event of DC faults, to suppress the 
fault current and reduce the breaking capacity of DCCBs, the 
DC current control (mode II) is adopted. Idcref is selected to be 
0. The criterion to select mode II selection is:  
  (4) 
where Vdc is the MMC output DC voltage and DVset is the 
threshold for the mode II selection. 
As shown in Fig. 2, to achieve fast fault isolation and post-
fault recovery, the voltage feed-forward control KFF*Vdcpu is 
adopted to quickly respond to the rapid drop of the DC voltage 
[10]. The voltage feed-forward control will adjust the DC 
component of the arm voltage, thereby decreasing the DC fault 
current. 
 
Fig. 2  The active fault current-limiting control diagram of the hybrid MMC. 
III. ANALYSIS OF TW CHARACTERISTICS UNDER DIFFERENT 
FAULT STAGES AND LOCATIONS 
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A. The TW Characteristic Analysis under Different Fault 
Stages 
Under DC faults, a negative voltage source -V0 is 
superimposed on the fault point [20]. The voltage -V0 
propagates toward the transmission line (OHL) terminal and is 
reflected at the current-limiting reactor, as shown in Fig. 3.  
The change of the DC line voltage Vdc_line (∆Vdc_line) can be 
expressed as: 
  (5) 
where Vf and Vb represent the forward TW in the positive 
direction and the backward TW in the negative direction of x-
axis respectively. The specific TW analysis under different 
fault stages will be conducted as follows. 
 
Fig. 3.  The diagram of the reflection and refraction of the fault TW.  
1) First stage: the initial TW propagation 
Denote the first negative backward TW from the fault point 
as V
1 
b . The initial backward TW V
1 
b  will be reflected at the 
terminal of OHL. The reflected TW is forward and denoted as 
V
1 
f . The initial TWs V
1 
b  and V
1 
f  can be calculated as [21]: 
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 (6) 
where Rf and ZC represent the fault resistance and the wave-
impedance of the OHL, respectively. x is the fault distance. γ 
is the propagation coefficient, which represents the attenuation 
characteristics of OHL. For two-terminal systems, Zeq 
represents the equivalent impedance of MMC. For meshed DC 
grids, considering multiple parallel lines connected to the same 
DC busbar, the equivalent impedance of parallel lines 
connected to the same DC busbar should also be accounted 
into Zeq. TL is the time constant, which can be expressed as: 
  (7) 
Based on equations (5)-(7), the change of the DC line 
voltage (∆Vdc_line) can be obtained as: 
  (8) 
As can be seen from equation (8), the DC line voltage Vdc_line 
drops rapidly once TW V1 b  arrives at the terminal of the OHL.  
Denote the time when the initial backward TW V
1 
b  arrives at 
the terminal of OHL as t1. With the delay for the voltage 
derivative measurement, the reference of the DC current Idcref 
shifts to zero. Meanwhile, the voltage feed-forward control 
perceives the rapid drop of DC voltage. At t2, the ACLC 
consisting of the DC current control and the feed-forward 
control starts to respond to the change of the DC voltage. After 
the response delay of the pole controller, Mdc is adjusted 
quickly so as to reduce the DC component of the arm bridge 
voltage Varmdc at t3. Subsequently, the valve controller acts to 
insert some FBSMs negatively, thereby decreasing the MMC 
output voltage at t4. The overall response process of the ACLC 
is depicted in Fig. 4. 
The total response delay for the ACLC (t4-t1) is ranging from 
0.5ms to 1ms [10], where the total response means the interval 
from ACLC activation to the reduction of Mdc. The PI 
parameters of the controllers have an impact on the response 
delay (t4-t1). Due to plenty of energy-storage elements (the line 
inductances and capacitors) and the current-limiting reactors 
(CLRs), the voltage Vdc_line will not be affected by the ACLC 
immediately. After a short delay, the ACLC affects the DC line 
voltage Vdc_line at t5, leading to the further drop of the voltage 
Vdc_line. The time interval between t1 and t5 is ranging from 1ms 
to 2ms and it is defined as the initial TW stage. 
 
Fig. 4.  The overall response process of the active current-limiting control. 
During the initial TW stage (t1~t5), due to the response delay, 
the influence of ACLC is negligible. The fault characteristics 
are predominantly determined by the reflection and refraction 
of the TWs. As shown in Fig. 5, the initial forward TW V
1 
f  
propagates towards MMC2 and is reflected again at the fault 
point. The reflected wave will travel back to the terminal of 
OHL while the refracted wave will continue to propagate 
towards MMC2. Thus, there exist multiple TW reflections and 
refractions during the initial TW stage.  
 
Fig. 5.  The diagram of multiple traveling-wave reflections and refractions. 
Considering that the dispersion effect of OHL on TWs and 
the amplitude of the reflection coefficient is smaller than 1, the 
initial TWs (V1 f  and V
1 
b ) are dominant. 
2) Second stage: the impact of ACLC 
During the second stage, the ACLC will affect the fault 
characteristics.  
During DC faults, the upper and lower arms of hybrid MMC 
can be equivalent as a controllable voltage resource, as shown 
in Fig. 6. Where Idc is the DC current and Idcn is the rated DC 
current. Vdc_line is the DC line voltage at the terminal of the 
OHL. Leq and Req are the equivalent inductance and resistance 
of the MMC respectively. R0 and L0 are the arm bridge 
resistance and arm inductance of MMC, respectively. 
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Fig. 6  The equivalent circuit of the hybrid MMC under DC faults. 
The MMC output DC voltage Vdc can be calculated as: 
 _( ) 2 ( ) ( )dc dc dc dc lineV s sL I s V s   (9) 
Based on the equivalent circuit in Fig. 6, it yields, 
_ _( ) ( ) ( ) ( ) ( )arm upper arm lower eq eq dc dcV s V s sL R I s V s     (10) 
where Varm_upper and Varm_lower are the DC components of the 
upper and lower arm voltages respectively. They can be 
calculated as: 
 _ _( ) ( ) ( )arm upper arm lower dc dcnV s V s M s V   (11) 
Thus, the DC current Idc can be expressed as: 
 
( ) ( )
( ) dc dcn dcdc
eq eq
M s V V s
I s
sL R



 (12) 
According to Fig. 2, the block diagram of the ACLC can be 
obtained, as shown in Fig. 7. We have, 
 ( )( ) ( )
dc ii FF dc
dcref pi dc
dcn dcn
I k K V
I k M s
I s V
     (13) 
where kpi and kii are the PI parameters of the DC current control 
in Fig.2. Idcref is adopted to be 0. Substituting equation (12) into 
(13) yields, 
 
( )
( ) ( )
( )
dc dcn dc ii FF dc
pi dc
eq eq dcn dcn
M s V V k K V
k M s
sL R I s V

   

 (14) 
Let ( ) ( )iipi dcn eq eq dcn
k
k V sL R I
s
    be k1(s), then (14) can 
be obtained as: 
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  (16) 
Substituting equation (16) into (9), we have, 
 _
( 1) ( )
( ) ( )
( )(1+ ( ))
dc FF dc
dc dc line
eq eq 1
sL K V s
V s V s
sL R k s

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
 (17) 
Let (1 ) [( )(1+ ( ))]dc FF eq eq 1sL K sL R k s  be k2(s), then it can 
be obtained as, 
 
_ ( )
( )
1+ ( )
dc line
dc
2
V s
V s
k s
  (18) 
where KFF<1. Thus, k2(s)>0.  
 
 
Fig. 7  The block diagram of the ACLC.  
Based on the aforementioned analysis, it can be concluded: 
1) Equation (16) indicates that the ACLC can be adopted to 
decrease the amplitude of the fault current. 
2) As can be seen in equations (15)(18), there exist deep 
interactions among the DC modulation ratio Mdc, the MMC 
output DC voltage Vdc and the DC line voltage Vdc_line. To 
respond to the rapid drop of the DC line voltage Vdc_line under 
DC faults, the ACLC will act to reduce the voltage Varmdc 
quickly by decreasing the DC modulation ratio Mdc, thereby 
decreasing the MMC output voltage Vdc. The reduction of Vdc 
causes a further decrease of the voltage Vdc_line.  
The voltage feed-forward control perceives the DC voltage 
drop and acts to accelerate the attenuation of the voltages Vdc 
and Vdc_line. The positive feedback process results in the 
continuous drop of the DC voltage until the fault steady stage 
reaches. Thus, the aforementioned DC voltage regulation 
process is equivalent to injecting a negative voltage forward 
TW into the OHL, as shown in Fig. 8.  
 
Fig. 8.  The diagram of impacts of the ACLC on fault protection. 
Thus, considering the impacts of the ACLC, the detected 
forward TW Vf can be expressed as: 
 
(0)= ( )f f fMMCV V V   (19) 
where V
(0) 
f  is the forward TW without regard to the impacts of 
the ACLC. The voltage -VfMMC represents the injected negative 
equivalent voltage forward TW from the hybrid MMC.  
3) As shown in equations (15)(18), in the case of a larger 
KFF, the response of ACLC to DC faults is faster, resulting in 
the voltages Vdc and Vdc_line decreasing more greatly. Therefore, 
the amplitude of the fault current is smaller. Especially, when 
KFF is selected to be 1, Mdc, Vdc and Vdc_line have the same 
attenuation characteristics under DC faults. To be concluded, 
a larger KFF will bring about larger impacts of ACLC on the 
fault characteristics. 
To verify the impacts of the ACLC on fault characteristics, 
a positive PTG fault with 100Ω fault resistance is tested in the 
hybrid MMC-HVDC and half-bridge MMC-HVDC systems 
respectively. The system parameters are shown in Section V. 
The fault is applied in the middle of OHL12 at 2.5s. The 
detected forward TW waveforms are shown in Fig. 9. 
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Fig. 9.  The forward TW waveforms under different systems. 
As can be seen in Fig. 9, for hybrid MMC-HVDC systems, 
the ACLC will decrease the magnitude of the forward TW. 
Besides, the response delay of the ACLC is no more than 2ms, 
which demonstrates the ACLC has a fast response speed. 
In the case of low-impedance faults, the DC line voltage 
Vdc_line drops rapidly even no active control is employed. In 
contrast, under high-impedance faults, the voltage drop of DC 
line voltage is not severe without the ACLC control. Thus, the 
ACLC affects the TW characteristics under high-impedance 
faults rather than those under low-impedance faults. 
B. The TW Analysis under Different Fault Locations 
Fig. 10 shows the diagram of TW reflection and refraction 
under different fault locations, where F12 is an internal fault 
while F1 and F2 are external faults for the relay CB12. 
Assuming that the direction from MMC to OHL is positive, 
F12 and F2 are forward faults while F1 is a backward fault. 
 
Fig. 10. The diagram of TW characteristics under different fault locations. 
1) The TW analysis under backward and forward faults 
For forward faults (F12 and F2), equation (6) points out that 
the magnitude of the voltage derivative of the initial backward 
TW V
1 
b (dV
1 
b /dt, it is negative) is larger than that of the initial 
forward TW V
1 
f (dV
1 
f /dt, it is negative). Thus, for forward faults, 
it can be obtained: 
  (20) 
where min () represents the function that obtains the minimum 
value.  
As shown in Fig. 11, for backward faults (F1), the forward 
TW from the fault point propagates towards the measured 
point Vdc_line. The initial forward TW V
1 
f  is reflected at the OHL 
terminal close to MMC2. After a delay of 2l/v (l is the length 
of OHL12 and v is the TW propagation speed), the reflected 
wave V
1 
b  arrives at the measured point. The initial backward 
TW V
1 
b  can be expressed as: 
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 (21) 
Thus, for backward faults, it can be obtained: 
  (22) 
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Fig. 11.  The diagram of the reflection and refraction under backward faults. 
To be concluded, the ratio between min (dV
1 
b /dt) and 
min(dV
1 
f /dt) can be adopted to identify backward faults. 
2) TW analysis under forward external and internal faults 
In the case of a solid fault at F2, the detected initial TW at 
the relay CB12 is [20], 
 
( )
=1 xC 0b
C dc
Z V
V e
Z sL
 

 (23) 
As can be seen from equations (6)(23), under the forward 
external fault, due to the smooth effects provided by the 
current-limiting reactors, the DC line voltage drops slowly.  
Based on equations (15)(18) and the criterion (4), it can be 
obtained that: 
(1) Due to the slow drop of the DC voltage, the DC current 
control (mode II selection) is activated at a slower speed under 
the external faults. 
(2) The slower drop of the DC line voltage results in the 
minor reduction of the DC modulation ration Mdc and the DC 
voltage Vdc, which weakens the impact of the ACLC. 
Thus, under a forward external fault (F2), a negative TW 
with a smaller amplitude is injected into the OHL. The forward 
TW Vf falls slightly. 
However, for a forward internal fault (F12), due to the rapid 
drop of the DC line voltage, the DC current control is activated 
faster. The voltage feed-forward control perceives the rapid 
drop of the DC line voltage and the Mdc is reduced drastically. 
A negative TW with a larger amplitude is injected into the 
OHL. Thus, the forward TW drops more greatly. The injected 
negative equivalent voltage forward TW (-VfMMC) under 
different faults can be expressed as: 
 ( ) ( )fMMC 12 fMMC 2V F V F    (24) 
The detailed comparison of impacts of the ACLC on 
forward TWs can be concluded, as shown in Table 1. 
Table 1  Impacts of the ACLC on forward TWs under different faults  
Fault 
The impacts of ACLC on the forward TWs Vf 
Vdc_line Vdc Mdc 
-V
 
fMMC 
(negative) 
Vf 
Forward 
internal faults 
↓ 
greatly 
↓ 
greatly 
↓ 
greatly 
A larger 
amplitude 
Smaller 
Forward 
external faults 
↓ 
slowly 
↓ 
slowly 
↓ 
slowly 
A smaller 
amplitude 
Larger 
As can be seen in Table 1, considering the impacts of the 
ACLC, the forward TW Vf is smaller under internal faults. 
Thus, the under-voltage criterion of the forward TW can be 
employed to differentiate external faults and internal faults.  
IV. A TWO-STAGE FAULT PROTECTION SCHEME 
CONSIDERING THE IMPACTS OF THE ACLC 
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The ACLC of the hybrid MMC allows a longer time window 
to detect DC faults. To improve the reliability of fault detection, 
a two-stage coordinated protection strategy is proposed. For 
the severe internal DC faults with low resistances, the Stage I 
protection can identify them with ultra-high-speed. For the 
internal DC faults with higher resistances, the Stage II 
protection considering the impacts of ACLC is designed to 
detect the faults. 
A. The Design of Stage I Protection: ROCOV with Fast Speed 
With the merits of low computation burden, low sampling 
frequency, fast detection speed and simple implementation, the 
rate of change of DC line voltage (ROCOV) is preferred to 
serve as the main protection [22]. The criterion of ROCOV is 
as: 
  (25) 
where Vdc_line is the DC line voltage. Δ is the threshold for 
ROCOV and it is negative. 
To avoid noise disturbance under external faults, the 
threshold with higher reliability coefficient krel1 is selected to 
design the criterion of the Stage I protection, which can be 
expressed as: 
  (26) 
where ΔI is the threshold for the Stage I protection. 
The Stage I protection is fast and not affected by noise 
disturbance. However, equation (8) points out that ROCOV is 
less endurable to fault resistance. Thus, the Stage II protection 
is required to improve the endurance to fault resistance.  
To detect the arrival of the initial fault TW and avoid the 
noise disturbance under normal state, the threshold with a 
smaller reliability coefficient krel2 is adopted as the fault start-
up element to activate the Stage II protection. 
  (27) 
where ΔII is the threshold for the start-up element of Stage II 
protection and ΔI (negative) <ΔII (negative). 
B. The Design of Stage II Protection: The Impacts of the 
Active Control Has Been Considered 
Based on the aforementioned analysis, the forward TWs are 
smaller under internal faults. Thus, the low-voltage criterion 
using the forward TW has been adopted to detect internal and 
external faults. To mitigate the impacts of the noise 
disturbance, the integral process is employed to optimize the 
low-voltage criterion [23], which can be expressed as: 
  (28) 
where ∆Vset is the threshold for the low-voltage criterion and 
Tw is selected as 1ms. 
Considering the response delay of the ACLC, a delay ∆t1 is 
required to calculate the ∆Vf. Namely, after the activation of 
the fault start-up element, wait a delay ∆tI. Then, the forward 
TW low-voltage criterion calculation is conducted for further 
detection. To avoid the disturbance of backward faults, the 
directional element based on criterion (20) is adopted.  
From the aforementioned analysis, the overall protection 
scheme that considers the impacts of the ACLC can be 
obtained, as depicted in Fig. 12. 
Normal state
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 a delay  tI 
N
Y
 
Fig. 12.  The overall protection scheme that considers impacts of the ACLC 
V. SIMULATION AND VERIFICATION  
In order to verify the feasibility and effectiveness of the 
proposed method, a ±500kV four-terminal hybrid MMC based 
DC grid is built in PSCAD/EMTDC, as shown in Fig. 13. The 
overhead line adopts the frequency-dependent model. and the 
system is a symmetric monopole structure and the other 
converter parameters are listed in Table 2. MMC3 controls the 
DC link voltage while other converters control the transmitted 
power. With the great likelihood of the occurrence, pole-to-
ground faults are the main concern in the simulation. DVset for 
the Mode II selection is adopted to be -75kV/ms. Besides, ∆tI 
is adopted as 5ms. DCCB adopts the hybrid DCCB topology 
proposed by ABB [24].  
Table 2  Parameters of each converter station 
Converter MMC1 MMC2 MMC3 MMC4 
arm inductance / mH 50 50 50 50 
sub-module capacitor / mF 4 4 8 8 
sub-module number / N 200 200 200 200 
rated power / MW 750 750 1500 1500 
Based on the methodology to determine the CLRs in [25], 
the lower limit of CLR (Llower dc ) for unblocking HB-MMC 
systems can be calculated as 269mH. Due to the current-
limiting capacity, the CLRs for hybrid MMC will be smaller. 
Thus, Llower dc  can be adopted as the upper limit for hybrid MMC 
based DC systems. Combing the simulation results, 0.1H CLR 
is adopted to guarantee the safety of converter under DC faults. 
And this value is sufficient to distinguish a low impedance 
fault using travelling wave or fast transient based algorithms.
_dc linedV
dt
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_dc line
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dV
dt
 
_dc line
II
dV
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wt T
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Fig. 13.  The topology of a four-terminal hybrid MMC based DC grid. 
A. Determination of Thresholds  
Taking the relay CB12 as an example, the threshold setting 
calculation will be conducted as follows. Regarding the 
selection of reliability coefficients, for increment protection 
algorithms, such as ground instantaneous overcurrent 
protection, the reliability coefficient is ranging from 1.25 to 1.5 
[26]. For decrement protection algorithms, such as the 
protection zone I of distance protection, the reliability 
coefficient is ranging from 0.8 to 0.9 [26]. To improve the 
reliability to avoid mal-operation, the reliability coefficients 
are selected to be 1.5 for increment protection criterion while 
0.8 for decrement protection criterion. 
1) Threshold setting ΔI for Stage I protection 
The ROCOV with a lower threshold ΔI is employed to detect 
low-impedance faults as Stage I protection. Thus, the threshold 
ΔI should be much smaller than the measured ROCOV under 
the most severe external fault that happens at the DC terminal 
of MMC2 (F2).  
Generally, the noise disturbance will increase the amplitude 
of the ROCOV. To avoid false-operation under external faults, 
an external fault F2 with 20dB noise disturbance has been 
considered to determine the threshold ∆I. The specific process 
of the threshold determination is presented as follows: 
1) The ROCOV under the most severe external fault case 
(F2, 0.01Ω) is measured: ROCOV=-1093kV/ms. 
2) A high reliability coefficient (krel1=1.5) is adopted to 
make sure that the protection scheme will not be falsely 
triggered under the most severe external faults with noise 
disturbance: ΔI =1.5×(-1093) =-1640 kV/ms. 
2) Threshold setting ΔII for the start-up element  
The ROCOV with a higher threshold ΔII is employed to 
trigger the following Stage II protection. Thus, the threshold 
ΔII (negative) should be larger than the measured ROCOV 
under all internal faults. To avoid false activation caused by 
noise disturbance under the normal state, the threshold ΔII 
should be smaller than the measured ROCOV under normal 
state. Based on the aforementioned principle, scan different 
positive pole-to-ground (P-PTG) DC faults with 500Ω fault 
resistance along OHL12 to obtain the measured ROCOV, as 
shown in Table 3. 
Table 3  Measured ROCOVs under different internal P-PTG faults  
with 500Ω resistance (kV/ms) 
Fault 
locations 
0% of 
OHL12 
25% of 
OHL12 
50% of 
OHL12 
75% of 
OHL12 
100% of 
OHL12 
ROCOV -1038 -1067 -920 -780 -912 
As shown in Table 3, the maximum value of ROCOV is -
780kV/ms. In the simulations, the dVdc_line/dt (negative) caused 
by 20dB noise disturbance under normal state is larger than -
400kV/ms. To avoid noise disturbance under the normal state, 
the reliability coefficient krel2 is selected as 0.8. The threshold 
ΔII can be obtained: ΔII =0.8×(-780) =-625kV/ms. 
3) Threshold setting ΔVset for Stage II protection 
Applying P-PTG faults at F2 with different fault resistances, 
the measured ROCOV and ΔVf are shown in Fig. 14. 
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Fig. 14.  The measured ROCOV and ΔVf under DC faults at F2 with different 
resistances. 
In Fig. 14, with the increase of fault resistance, ROCOV 
increases while ΔVf decreases. When the fault resistance 
exceeds 250Ω, ROCOV is larger than the threshold ΔII, which 
will not activate Stage II protection. Thus, the measured ΔVf 
under DC fault with 500Ω resistance at F2 is employed to 
calculate the threshold ΔVset. When the reliability coefficient 
krel3 is selected as 1.5 and the threshold ΔVset can be obtained: 
ΔVset =1.5×(-28)≈ -45kV*ms. 
4) The selection of the forward-feedback control coefficient 
KFF  
Regarding the selection of the forward-feedback coefficient 
KFF, the response of ACLC to DC fault and the stability of the 
current-limiting controller should be considered. A larger 
coefficient KFF will bring about a faster response of ACLC to 
DC faults. However, the coefficient KFF is restricted by the 
stability of the current-limiting controller. With the increase of 
the coefficient KFF, the phase margin (PM) decreases, which 
weakens the stability.  
Based on the Bode diagram analysis of DC current control 
loop, the phase margins (PM) under different coefficients KFF 
can be calculated, as shown in Table 4. 
Table 4 The measured PMs under different coefficients KFF 
KFF 0.1 0.3 0.5 0.7 
PM 53.9° 49° 46.3° 44.1° 
To obtain good dynamic performances, the phase margin is 
suggested to range from 45° to 60°. Thus, the coefficient KFF 
is suggested to range from 0 to 0.5. To be conservative, the 
coefficient KFF is selected to be 0.3. 
B. Simulation Analysis under Internal Faults 
1) Response to a metallic P-PTG fault 
At 2.0s, a solid positive pole-to-ground fault is applied at 
25% of OHL12 and the simulation waveforms are shown in 
Fig. 15.  
As shown in Fig. 15(a), the initial backward TW V
1 
b  arrives 
at 2.0002s, resulting in the rapid drop of the DC line voltage 
Vdc12p. The measured ROCOV is smaller than the threshold ΔI 
(-1640kV/ms), as shown in Fig. 15(b). Thus, it is deemed to be 
an internal fault and the detection time is no more than 0.3ms. 
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(a) The positive pole-to-ground DC line voltage Vdc12p 
 
(b) ROCOV 
Fig. 15. Simulation waveforms under a metallic internal P-PTG fault. 
2) Response to a P-PTG fault with 400Ω fault resistance 
At 2.0s, a P-PTG fault with 400Ω fault resistance is applied 
at 25% of OHL12 and the simulation waveforms are shown in 
Fig. 16.  
As can be seen in Fig. 16 (a), the DC line voltage drops 
rapidly at 2.002s. In Fig. 16(b), the measured ROCOV is larger 
than the threshold ΔI (-1640kV/ms) while smaller than 
threshold ΔII (-625kV/ms), leading to the activation of the fault 
start-up element. The minimum values of the measured dV
1 
b /dt 
and dV
1 
f /dt are -318.62kV/ms and -286.42kV/ms respectively. 
min (dV
1 
b /dt)/min(dV
1 
f /dt)=1.11>1, which demonstrates that it 
is an internal forward fault. In Fig. 16 (c), the measured ΔVf is 
smaller than the threshold ΔVset (-45kV*ms), satisfying the 
criterion of the Stage II protection. Thus, it is identified to be 
an internal fault and the DCCB12 is tripped at 2.5057s, as 
shown in Fig. 16 (d).  
In Fig. 16 (e), the maximum of the line current Idc12p is no 
more than 1.8kA (twice of the rated line current), indicating 
that there is no overcurrent. In addition, the ACLC can 
decrease the fault current before the DCCB12 is tripped. Thus, 
the breaking capacity of the DCCBs is decreased. 
 
(a) The positive pole-to-ground DC line voltage Vdc12p 
 
 (b) ROCOV 
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(c) The integral of the forward TW ΔVf  
 
(d) The state of DCCB12 
 
(e) The DC line current Idc12p 
Fig. 16.  Simulation waveforms under a P-PTG fault with 400Ω resistance.  
C. Simulation Analysis under External Faults 
1) Response to a bus fault  
At 2.0s, a solid P-PTG fault is applied at the Bus2 (F2) and 
the simulation waveforms are shown in Fig. 17.  
As can be seen in Fig. 17 (a), the measured ROCOV is 
smaller than the threshold ΔII (-625kV/ms), triggering the fault 
start-up element. In Fig. 17 (b), the measured ΔVf is larger than 
the threshold ΔVset (-45kV*ms), which does not satisfy the 
criterion of the Stage II protection. Thus, the fault is deemed 
to be external. Fig. 17 demonstrates that the proposed method 
can identify internal and external faults correctly. 
 
 
(a) ROCOV 
 
(b) The integral of the forward TW ΔVf  
Fig. 17.  Simulation waveforms under an external P-PTG fault. 
2.499 2.5 2.501 2.502 2.503 2.504 2.505
-400
-200
0
200
400
600
V
d
c1
2
p
 (
k
V
)
Time(s)
2.499 2.5 2.501 2.502 2.503 2.504 2.505
-3000
-2000
-1000
0
1000
2000
R
O
C
O
V
(k
V
/m
s)
Time(s)
-1640
2.499 2.501 2.503 2.505 2.507 2.509
-200
0
200
400
600
V
d
c1
2
p
 (
k
V
)
Time(s)
2.499 2.501 2.503 2.505 2.507 2.509
-1500
-1000
-500
0
500
Time (s)
R
O
C
O
V
 (
k
V
/m
s)
-625
2.499 2.501 2.503 2.505 2.507 2.509
0
1
S
ta
te
 o
f 
 D
C
C
B
1
2
Time (s)
2.499 2.501 2.503 2.505 2.507 2.509
0
0.5
1
1.5
2
Time(s)
I d
c
1
2
p
 (
k
A
)
2.499 2.501 2.503 2.505 2.507 2.509
-1500
-1000
-500
0
500
Time(s)
R
O
C
O
V
(k
V
/m
s)
-625
 Δ
V
f (
kV
*
m
s)
Time(s)
2.499 2.501 2.503 2.505 2.507 2.509
-5
-2.5
0
2.5
5
7.5
10
This paper is a post-print of a paper submitted to and accepted for publication in IEEE Transaction on Power Delivery and is subject to 
Institution of Electrical and Electronic Engineering Copyright. The copy of record is available at IEEE Xplore Digital Library 
9 
2) Response to external faults on the OHL14 and OHL23 
More solid P-PTG faults are applied in the middle of the 
OHL14 and OHL23 respectively to test the effectiveness under 
external faults. The simulation waveforms are shown in Fig. 
18 and Fig. 19. 
As can be seen in Fig. 18, the measured ROCOV is larger 
than threshold ΔII (-625kV/ms), which will not trigger the fault 
start-up element. Thus, the fault on the OHL14 is identified to 
be external. 
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Fig. 18.  Simulation waveform in the case of a fault in the middle of OHL14. 
In Fig. 19(a), the measured ROCOV is smaller than 
threshold ΔII (-625kV/ms), activating the fault start-up element. 
In Fig. 19(b), ΔVf is larger than the threshold ΔVset (-45kV*ms), 
which does not satisfy the criterion of the Stage II protection. 
Hence, the fault on the OHL23 is deemed to be external. 
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(b) The integral of the forward TW ΔVf  
Fig. 19.  Simulation waveforms in the case of a fault in the middle of OHL32. 
In the case of external line faults, such as the faults on the 
OHL32 and OHL14, the sharp negative voltage TW induced 
from the fault point will be smoothed by multiple current-
limiting reactors. Thus, for relay CB12, the amplitude of the 
measured ROCOV is smaller, Hence, the Stage I protection 
will not be activated, neither the fault start-up element, as 
shown in Fig. 18 and Fig. 19. To be concluded, the external 
line faults can be identified correctly.  
VI. ROBUSTNESS ANALYSIS  
A. Impacts of Fault Resistance 
At 2.0s, various P-PTG faults with different resistances 
varying from 50Ω to 500Ω are applied at the end of OHL12 
(close to MMC2) to test the impacts of fault resistances. The 
simulation waveforms are shown in Fig. 20.  
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(b) The integral of the forward TW ΔVf 
Fig. 20.  The measured ROCOVs and ΔVf under various fault resistances  
As can be seen in Fig. 20(a), when the fault resistance 
increases to 100Ω, the ROCOV will be larger than the 
threshold ΔI. However, the measured ΔVf is still smaller than 
the threshold ΔVset (-45kV*ms), which demonstrates that the 
proposed method is endurable to large fault resistances. The 
maximum fault resistance that the proposed method can 
identify is up to 500Ω. 
B. Influence of Noise 
To test the robustness of the noise disturbance, a 20dB white 
noise is added into the measured voltages Vdc12p and Vf. Then, 
at 2.5s, a solid P-PTG fault is applied at the DC bus (F2). The 
simulation waveforms are shown in Fig. 21.  
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(c) The integral of the forward TW ΔVf 
Fig. 21.  Simulation waveforms under an internal fault with 20db noise. 
During the determination of threshold ΔI, a large reliability 
coefficient krel1 is adopted to guarantee high selectivity. Thus, 
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the measured ROCOV with 20dB noise is larger than the 
threshold ΔI, which will not lead to the false operation of the 
Stage I protection. However, the measured ROCOV is smaller 
than the threshold ΔII, triggering the fault start-up element, as 
shown in Fig. 21 (a).  
The average value of the noise signal is equal to zero. Thus, 
the integral method is employed to mitigate the impacts of the 
noise. As can be seen in Fig. 21(b), the measured ΔVf is larger 
than the threshold ΔVset. Thus, it is identified to be external. To 
be concluded, the proposed method is robust to noise. 
C. The Applicability of the Pole-to-pole Faults. 
Based on the aforementioned principle of the threshold 
determination, the threshold ∆Vset for PTP faults is adopted as 
184kV*ms. Various PTP faults are applied to test the 
applicability of the proposed method for the PTP faults, as 
shown in Table 5.  
As can be been in Table 5, the proposed method can be 
employed to detect PTP faults correctly. Compared with PTG 
faults, the amplitude of the dVdc_line/dt is larger than that under 
PTP faults. Thus, the Stage I protection is activated faster 
under internal PTP faults.  
D. Discussions and Comparisons 
1) The impacts of the change of the operation mode  
As pointed out in [27], in the case of the operation mode 
changes, such as the power reversal, the DC line voltage has a 
small fluctuation, which will not trigger the fault start-up 
element. Thus, the change of the operation mode has no 
impacts on the proposed method 
2) The Response to AC faults  
In the event of the most severe AC fault, the DC line voltage 
has a small fluctuation, due to the independent control between 
the AC side and DC side. The fault start-up element will not 
be activated. To be concluded, the proposed method will not 
be affected by AC faults. 
Table 5  Simulation results under different PTP faults 
Fault Location Fault resistance (Ω) dVdc12p/dt ∆Vf Fault identification 
0% of OHL12 
(close to MMC1) 
0.01 2297<ΔI 
/ 
Stage I protection is activated and it is 
deemed to be an internal fault 200 1771<ΔI 
300 ΔI <1590<ΔII 153<∆Vset Stage II protection is activated and it is 
deemed to be an internal fault 500 ΔI <1319<ΔII 59<∆Vset 
50% of OHL12 
 
0.01 -3828<ΔI 
/ 
Stage I protection is activated and it is 
deemed to be an internal fault 
200 -2487<ΔI 
300 -2116<ΔI 
500 ΔI <-1627<ΔII 53<∆Vset 
Stage II protection is activated and it is 
deemed to be an internal fault 
100% of OHL12 
(close to MMC2) 
0.01 -3473<ΔI 
/ 
Stage I protection is activated and it is 
deemed to be an internal fault 
200 -2645<ΔI 
300 -2363<ΔI 
500 -1947<ΔI 
The Bus2 (F2) 
0.01 ΔI <-1004<ΔII 503>∆Vset 
Neither Stage I nor Stage II Protection is 
activated and it is deemed to be an 
external fault 
50 ΔI <-834<ΔII 379>∆Vset 
150 ΔI <-641<ΔII 300>∆Vset 
200 -577>ΔII / 
 
Table 6  Comparison between the proposed method and some typical methods without the impacts of ACLC 
Protection schemes 
Endurance to fault 
resistance/Ω 
Resistance to 
noise/dB 
Sampling 
frequency/kHz 
Other drawbacks 
without considering 
the impacts of 
ACLC 
[21] 
weak × 
100 
/ 
[22] / 
[27] 
√ 
weak 200 
Close-in faults are difficult to be detected 
[14] × 100 
[28] 
weak √ WT mother function and sampling 
frequency are difficult to be selected 
[25] 
[19] 
√ 
1000 
[16] 200 
More voltage transformers are required 
[17] 200 √ 
The proposed method √ / 
3) Comparison with other protections  
A comprehensive comparison between the proposed method 
and other protection schemes without considering the impacts 
of ACLC has been conducted, as shown in Table 6. Where “√” 
means that the maximum resistance that can be identified is 
≥300Ω, the sampling frequency is ≤50kHz, and the noise that 
can be endured is stronger than 20dB. Otherwise, the relevant 
technology is noted as “×”.  
As can be seen in Table 6, the proposed method has 
significant advantages on the robustness against fault 
resistance and noise disturbance. In addition, a lower sampling 
frequency is adopted. Among these protections without the 
impacts of ACLC, for WT based methods, the cascaded 
filtering and multi-scale decomposition will lead to a higher 
sampling-frequency and a heavier computation burden. For 
reactor voltage-based methods, they are vulnerable to 
resistance or noise. 
Moreover, a detailed simulation is conducted to test the 
performances of the proposed method in [21]. The criterion for 
the discrimination of internal and external faults in [21] is: 
 
( )
dc dc
dc det discr
dV dI
Th1  and > Th2 
 dt dt
V t t Th3



   
 (29) 
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where the under-voltage criterion is achieved by monitoring 
the voltage with a defined period of time ∆tdiscr (100μs) after 
the start-up element is activated. The time when the start-up 
element is activated is defined as tdet. 
A solid PTG fault with 20dB noise is applied at the Bus2 (F2) 
and a PTG fault with 300Ω resistance is applied at the end of 
OHL12 (F12).  
The measured ROCOVs are respectively -1140 kV/ms for 
the fault F2 and -1206 kV/ms for the fault F12, as shown in Fig. 
21 (b) and Fig. 22 (a). The DC line voltages at the time 
tdet+∆tdiscr are respectively 161 kV for the fault F12 and 133 kV 
for the fault F2, as shown in Fig. 22 (b) and Fig. 23. The low-
voltage criterion in (29) does not hold true, which 
demonstrates that the proposed method in [21] is vulnerable to 
fault resistance and noise disturbance. 
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Fig. 22.  Simulations under the internal fault with 300Ω resistance (F12). 
 
Fig. 23.  DC line voltage under the solid external fault with 20dB noise (F2). 
VII. CONCLUSION  
For the hybrid MMC based DC grids, a single-end 
protection scheme that considers the impacts of the ACLC is 
proposed to achieve selective fault detection. The impacts of 
the ACLC on TW characteristics under different stages are 
evaluated and the differences of forward TWs under different 
fault locations are analyzed. Based on the analysis, it can be 
concluded: 
1) The ACLC will actively reduce the MMC output DC 
voltage, which is equivalent to injecting a negative forward 
TW into the transmission lines. The impacts of the ACLC on 
forward TWs under internal faults are greater than those under 
external faults. Thus, the low-voltage criterion of the forward 
TW is employed to design the criterion.  
2) The proposed method can identify faults with fault 
resistance as high as 500Ω and it is immune to noise with 20dB. 
In addition, the method is not affected by the changes of the 
operation mode, fault distances and AC faults.  
3) In comparison with schemes of HB MMC based DC grids, 
such as ROCOV, WT based methods and so on, the proposed 
method has advantages on the capability of the robustness to 
high-resistance and noise disturbance. Besides, a lower 
sampling frequency and computation burden is adopted.  
The proposed method provides a systematical approach for 
the protection design of fault-tolerant MMCs with fault 
current-limiting capability. 
APPENDIX 
The overhead transmission lines are modeled based on the 
frequency-dependent (phase) model of the PSCAD/EMTDC. 
Fig. 24 illustrates the configuration of the DC overhead 
transmission line. 
Shunt conductance :1.0E-11mho/m
Conductor outer radius: 0.0203m
Conductor DC resistance: 0.03206 ohm/km
Ground wire outer radius: 0.0055m
Ground wire DC resistance: 0.6 ohm/km
 
Fig. 24. Configuration of the overhead lines. 
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